



### Ext\_SPI

SAMTEC  
IPL1-05-01-L-D-K




RP6  
Panasonic - ECG  
120  
0603 x 4

RP7  
Panasonic - ECG  
120  
0603 x 4






### EXT\_2V

SAMTEC  
IPL1-104-01-F-S



### Power connections to BUS Bars






### ALPHA-g: CycloneV GX - 5CGXFC4C7F23C8

Revision	Drawing #: 1	TRUMF
0	Sheet #: 1 of 17	4004 Westbrook Mall Vancouver, B.C.
	Size: B	Canada
	Drawn by: D.Bishop	V6T 2A3
	Date: 8/15/2016	


TRUMF LOGO

















**QUARTUS only supports 256Mb part**

Variant	Member Code	Configuration_Af Size (bits)	IOCSR_Af Size (bits)	Recommended EPCQ Serial Configuration Device#1
Cyclone V E™	A2	21,061,120	275,608	EPCQ64
	A4	21,061,120	275,608	EPCQ64
	A5	33,958,400	322,072	EPCQ128
	A7	56,167,392	435,288	EPCQ128
	A9	102,871,416	400,408	EPCQ256
Cyclone V GX	C3	14,510,752	320,380	EPCQ32
	C4	33,958,400	322,072	EPCQ128
	C5	33,958,400	322,072	EPCQ128
	C7	56,167,392	435,288	EPCQ128
	C9	102,871,416	400,408	EPCQ256



### ALPHA-g: CycloneV GX - FPGA Configuration

Revision	Drawing #: 2		<b>TRIUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
<b>0</b>	Sheet #: 2 of 17	Size: A		
	Drawn by: D. Bishop	Date: 8/15/2016		



<b>FEATURES</b> Input voltage range: 4.5 V to 16 V Maximum output current: 800 mA	<b>FEATURES</b> Input voltage range: 2.3 V to 5.5 V Maximum load current: 600 mA
<b>800 mA Ultralow Noise, High PSRR, RF Linear Regulator</b> <b>ADM7150</b>	
<b>800 mA, Ultralow Noise, High PSRR, RF Linear Regulator</b> <b>ADM7154</b>	
<b>TYPICAL APPLICATION CIRCUIT</b> <p>Figure 1. 1.5V Output Circuit</p>	<b>TYPICAL APPLICATION CIRCUIT</b> <p>Figure 1. Regulated 1.5V Output from 1.8V Input</p>



**ALPHA-g: CycloneV GX - FPGA Power**

Revision	Drawing #: 3	TRUMF	Cannot open
<b>0</b>	Sheet #: 3 of 17	4004 Westbrook Mall	file
	Size: B	Vancouver, B.C.	TRIUMF.B
	Drawn by: D. Bishop	Canada	MP
	Date: 8/15/2016	VGT 2A3	

File: C:\Repositories\ALPHA-alpha-g - CycloneV GX - FPGA Power.SchDoc 12:47:03 PM



### CYCLONEVA

5CGXFC4C7F23C8N



### CYCLONEVB

5CGXFC4C7F23C8N



### ALPHA-g: CycloneV GX - FPGA Bank4

Revision	Drawing #: 4	TRUMF 4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3	Cannot open file TRUMF.B MP
<b>0</b>	Sheet #: 4 of 17	Size: B	
	Drawn by: D. Bishop	Date: 8/15/2016	




File: C:\Repositories\ALPHA-g\alpha-g - CycloneV GX - BANK3 SchDoc






## CYCLONEVD

5CGXFC4C7F23C8N



## CYCLONEVE





5CGXFC4C7F23C8N




### ALPHA-g: CycloneV GX - FPGA BANK5



Revision <b>0</b>	Drawing #: 6		TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #: 6 of 17	Size: A		
	Drawn by: D. Bishop	Date: 8/15/2016		









**ALPHA-g: CycloneV GX - Transceivers**

Revision <b>0</b>	Drawing #: 8		<b>TRIUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #: 8 of 17	Size: A		
	Drawn by: D. Bishop	Date: 8/15/2016		
File: C:\Repositories\ALPHA-g\alphaG - CycloneV GX - FPGA Transceivers.SchDoc				
12:47:04 PM				



<b>ALPHA-g: CycloneV GX - BIAS Regulator</b>			
Revision	Drawing #: 9		<b>TRIUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>0</b>	Sheet #: 9 of 17	Size: A	
	Drawn by: D.Bishop	Date: 8/15/2016	
File: C:\Repositries\ALPHA-g\alphaG - CycloneV GX - BIAS Regulator.SchDoc			 12:47:04 PM



**AFBR-57M5APZ**  
 Digital Diagnostic SFP, 850 nm, 2.125/1.0625 and 1.25 GbD Ethernet, RoHS Compliant Optical Transceiver

**AvAGO**  
 TECHNOLOGIES


[Data Sheet](#)

850 nm, SFP (Small Form Pluggable), RoHS Compliant, Low Voltage (3.3 V) Digital Diagnostic Optical Transceiver



**Digital Diagnostic Interface and Serial Identification**

The 2-wire serial interface is based on ATMEL AT24C01A series EEPROM protocol and signaling detail. Conventional EEPROM memory, bytes 0-255 at memory address 0xA0, is organized in compliance with SFF-8074i. New digital diagnostic information, bytes 0-255 at memory address 0xA2, is compliant to SFF-8472. The new diagnostic information provides the opportunity for Predictive Failure Identification, Compliance Prediction, Fault Isolation and Component Monitoring.

ALPHA-g: CycloneV GX - SFP Link - MAC Address			
Revision	Drawing #:	TRIUMF	
<b>0</b>	Sheet #:	4004 Wesbrook Mall	
	Size:	Vancouver, B.C.	
	Drawn by:	Canada	
	Date:	V6T 2A3	
File: C:\Repositories\ALPHA-g\alphaG - CycloneV GX - SFP.SchDoc			
			12:47:04 PM








Translate FPGA 1.8V IO up to 3.3V IO








**ALPHA-g: CycloneV GX - Temp / Volt / Curr Read back**

Revision	Drawing #: 10	TRIUMF		
<b>0</b>	Sheet #: 10 of 17	Size: A		4004 Wesbrook Mall
	Drawn by: D.Bishop	Date: 8/15/2016		Vancouver, B.C.
			Canada	
			V6T 2A3	






<b>ALPHA-g: CycloneV GX - DUAL ADC</b>		<b>TRIUMF LOGO</b>
Revision <b>0</b>	Drawing #: 11	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
	Sheet #: 11 of 17	Size: B
	Drawn by: D.Bishop	Date: 8/15/2016







ALPHA-g: CycloneV GX - SCA Interface		
Revision	Drawing #: 12	TRUMF
<b>0</b>	Sheet #: 12 of 17	4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
	Drawn by: D.Bishop	Date: 8/15/2016







SCA_GRPB	Sc72	10000pF	0402	TPC72
Ch72	Sc71	10000pF	0402	TPC71
Ch71	Sc70	10000pF	0402	TPC70
Ch70	Sc69	10000pF	0402	TPC69
Ch69	Sc68	10000pF	0402	TPC68
Ch68	Sc67	10000pF	0402	TPC67
Ch67	Sc66	10000pF	0402	TPC66
Ch66	Sc65	10000pF	0402	TPC65
Ch65	Sc64	10000pF	0402	TPC64
Ch64	Sc63	10000pF	0402	TPC63
Ch63	Sc62	10000pF	0402	TPC62
Ch62	Sc61	10000pF	0402	TPC61
Ch61	Sc60	10000pF	0402	TPC60
Ch60	Sc59	10000pF	0402	TPC59
Ch59	Sc58	10000pF	0402	TPC58
Ch58	Sc57	10000pF	0402	TPC57
Ch57	Sc56	10000pF	0402	TPC56
Ch56	Sc55	10000pF	0402	TPC55
Ch55	Sc54	10000pF	0402	TPC54
Ch54	Sc53	10000pF	0402	TPC53
Ch53	Sc52	10000pF	0402	TPC52
Ch52	Sc51	10000pF	0402	TPC51
Ch51	Sc50	10000pF	0402	TPC50
Ch50	Sc49	10000pF	0402	TPC49
Ch49	Sc48	10000pF	0402	TPC48
Ch48	Sc47	10000pF	0402	TPC47
Ch47	Sc46	10000pF	0402	TPC46
Ch46	Sc45	10000pF	0402	TPC45
Ch45	Sc44	10000pF	0402	TPC44
Ch44	Sc43	10000pF	0402	TPC43
Ch43	Sc42	10000pF	0402	TPC42
Ch42	Sc41	10000pF	0402	TPC41
Ch41	Sc40	10000pF	0402	TPC40
Ch40	Sc39	10000pF	0402	TPC39
Ch39	Sc38	10000pF	0402	TPC38
Ch38	Sc37	10000pF	0402	TPC37



**ALPHA-g: CycloneV GX - TPC Connectors2**

Revision	0	Drawing #: 14	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
Sheet #:	14 of 17	Size: A	
Drawn by:	D.Bishop	Date: 8/15/2016	








# CLEANER

Texas Instruments  
LMK04816BISQ/NOFP  
Clock distribution fanout - 15 channel  
64-WQFN (9x9)














# LMK04816



<b>ALPHA-g: CycloneV GX - Clock Cleaner - LMK04816</b>		
Revision	Drawing #: 16	TRUMF
0	Sheet #: 16 of 17	4004 Westbrook Mall
	Size: B	Vancouver, B.C.
	Drawn by: D.Bishop	Canada
	Date: 8/15/2016	VGT 2A3





+1.5V Idd Max = 2 x 250mA

Alternate Part Number:  
IS43TR16128AL-125KBL  
ISSI Integrated Silicon Solution Inc  
IC DDR3 SDRAM 2GBIT 96FBGA  
DDR3-1600

<b>ALPHA-g: CycloneV GX - DDR3 Memory</b>		
Revision	Drawing #: 17	TRUMF
0	Sheet #: 17 of 17	4004 Westbrook Mall
	Drawn by: D.Bishop	Vancouver, B.C.
	Date: 8/15/2016	Canada
		V6T 2A3





Bill Of Materials

TRIUMF

Project: alpha\_PuPo

Main table with columns: Part Number, Description, Package, Value, Designator, Cost, Quantity. Includes sub-tables for 'Parent Subassembly' and 'Child Subassembly'.