DL-TDC: Difference between revisions

From DaqWiki
Jump to navigation Jump to search
Line 1: Line 1:
= DL-TDC DarkLight FPGA TDC =
= DL-TDC DarkLight FPGA TDC =
= Cyclone-1 =
<pre>
min bin: 0.003 0.108 0.047 0.086 ns, max bin: 0.769 0.845 0.700 0.709 ns, max phase 31 30 32 30
min bin: 0.167 0.091 0.058 0.099 ns, max bin: 0.821 0.935 0.636 0.729 ns, max phase 29 25 31 29
</pre>


= Time analyzer =
= Time analyzer =

Revision as of 20:18, 11 February 2023

DL-TDC DarkLight FPGA TDC

Cyclone-1

min bin: 0.003 0.108 0.047 0.086 ns, max bin: 0.769 0.845 0.700 0.709 ns, max phase 31 30 32 30
min bin: 0.167 0.091 0.058 0.099 ns, max bin: 0.821 0.935 0.636 0.729 ns, max phase 29 25 31 29

Time analyzer

report_path -multi_corner -panel_name {Report Path} -to [get_keepers {TDC6:TDC6_inst|TDC2ef:a|TDC2e:tdc|TDC1:le|TDClcell40:phase|TDClcell10:d|latch[9]}] -npaths 1

report_path -to [get_keepers {TDC6:tdc|TDC2ef:a|TDC2e:tdc|TDC1:le|TDClcell40:phase|TDClcell10:d|latch[9]}] -npaths 1 -panel_name {Report Path}

21.108	21.108					data path	1
0.000	  0.000			1	FF_X85_Y18_N2	tdc_ts[0]	1
0.000	  0.000	RR	CELL	9	FF_X85_Y18_N2	tdc_ts[0]|q	2
1.530	  1.530	RR	IC	1	MLABCELL_X87_Y10_N15	TDC6_inst|a|tdc|le|phase|a|inst0|dataf	3
1.617	  0.087	RR	CELL	2	MLABCELL_X87_Y10_N15	TDC6_inst|a|tdc|le|phase|a|inst0|combout	4
1.860	  0.243	RR	IC	1	MLABCELL_X87_Y10_N6	TDC6_inst|a|tdc|le|phase|a|inst1|dataf	5
1.946	  0.086	RR	CELL	2	MLABCELL_X87_Y10_N6	TDC6_inst|a|tdc|le|phase|a|inst1|combout	6
2.714	  0.768	RR	IC	1	LABCELL_X85_Y11_N51	TDC6_inst|a|tdc|le|phase|a|inst2|dataf	7
2.800	  0.086	RR	CELL	2	LABCELL_X85_Y11_N51	TDC6_inst|a|tdc|le|phase|a|inst2|combout	8
3.323	  0.523	RR	IC	1	LABCELL_X85_Y11_N48	TDC6_inst|a|tdc|le|phase|a|inst3|datad	9
3.576	  0.253	RR	CELL	2	LABCELL_X85_Y11_N48	TDC6_inst|a|tdc|le|phase|a|inst3|combout	10
3.827	  0.251	RR	IC	1	LABCELL_X85_Y11_N15	TDC6_inst|a|tdc|le|phase|a|inst4|dataf	11
3.914	  0.087	RR	CELL	2	LABCELL_X85_Y11_N15	TDC6_inst|a|tdc|le|phase|a|inst4|combout	12
4.146	  0.232	RR	IC	1	LABCELL_X85_Y11_N12	TDC6_inst|a|tdc|le|phase|a|inst5|dataf	13
4.233	  0.087	RR	CELL	2	LABCELL_X85_Y11_N12	TDC6_inst|a|tdc|le|phase|a|inst5|combout	14
4.484	  0.251	RR	IC	1	LABCELL_X85_Y11_N9	TDC6_inst|a|tdc|le|phase|a|inst6|dataf	15
4.571	  0.087	RR	CELL	2	LABCELL_X85_Y11_N9	TDC6_inst|a|tdc|le|phase|a|inst6|combout	16
4.800	  0.229	RR	IC	1	LABCELL_X85_Y11_N6	TDC6_inst|a|tdc|le|phase|a|inst7|dataf	17
4.887	  0.087	RR	CELL	2	LABCELL_X85_Y11_N6	TDC6_inst|a|tdc|le|phase|a|inst7|combout	18
5.124	  0.237	RR	IC	1	LABCELL_X85_Y11_N3	TDC6_inst|a|tdc|le|phase|a|inst8|dataf	19
5.211	  0.087	RR	CELL	2	LABCELL_X85_Y11_N3	TDC6_inst|a|tdc|le|phase|a|inst8|combout	20
5.459	  0.248	RR	IC	1	LABCELL_X85_Y11_N0	TDC6_inst|a|tdc|le|phase|a|inst9|datac	21
5.864	  0.405	RR	CELL	2	LABCELL_X85_Y11_N0	TDC6_inst|a|tdc|le|phase|a|inst9|combout	22
6.075	  0.211	RR	IC	1	LABCELL_X85_Y11_N27	TDC6_inst|a|tdc|le|phase|b|inst0|dataa	23
6.656	  0.581	RR	CELL	2	LABCELL_X85_Y11_N27	TDC6_inst|a|tdc|le|phase|b|inst0|combout	24
6.901	  0.245	RR	IC	1	LABCELL_X85_Y11_N24	TDC6_inst|a|tdc|le|phase|b|inst1|datac	25
7.306	  0.405	RR	CELL	2	LABCELL_X85_Y11_N24	TDC6_inst|a|tdc|le|phase|b|inst1|combout	26
7.552	  0.246	RR	IC	1	LABCELL_X85_Y11_N21	TDC6_inst|a|tdc|le|phase|b|inst2|dataf	27
7.639	  0.087	RR	CELL	2	LABCELL_X85_Y11_N21	TDC6_inst|a|tdc|le|phase|b|inst2|combout	28
7.886	  0.247	RR	IC	1	LABCELL_X85_Y11_N18	TDC6_inst|a|tdc|le|phase|b|inst3|datac	29
8.291	  0.405	RR	CELL	2	LABCELL_X85_Y11_N18	TDC6_inst|a|tdc|le|phase|b|inst3|combout	30
8.548	  0.257	RR	IC	1	LABCELL_X85_Y11_N45	TDC6_inst|a|tdc|le|phase|b|inst4|dataf	31
8.635	  0.087	RR	CELL	2	LABCELL_X85_Y11_N45	TDC6_inst|a|tdc|le|phase|b|inst4|combout	32
8.839	  0.204	RR	IC	1	LABCELL_X85_Y11_N42	TDC6_inst|a|tdc|le|phase|b|inst5|datab	33
9.394	  0.555	RR	CELL	2	LABCELL_X85_Y11_N42	TDC6_inst|a|tdc|le|phase|b|inst5|combout	34
9.638	  0.244	RR	IC	1	LABCELL_X85_Y11_N39	TDC6_inst|a|tdc|le|phase|b|inst6|dataf	35
9.725	  0.087	RR	CELL	2	LABCELL_X85_Y11_N39	TDC6_inst|a|tdc|le|phase|b|inst6|combout	36
9.959	  0.234	RR	IC	1	LABCELL_X85_Y11_N36	TDC6_inst|a|tdc|le|phase|b|inst7|dataf	37
10.046	  0.087	RR	CELL	2	LABCELL_X85_Y11_N36	TDC6_inst|a|tdc|le|phase|b|inst7|combout	38
10.250	  0.204	RR	IC	1	LABCELL_X85_Y11_N33	TDC6_inst|a|tdc|le|phase|b|inst8|dataa	39
10.831	  0.581	RR	CELL	2	LABCELL_X85_Y11_N33	TDC6_inst|a|tdc|le|phase|b|inst8|combout	40
11.059	  0.228	RR	IC	1	LABCELL_X85_Y11_N30	TDC6_inst|a|tdc|le|phase|b|inst9|dataf	41
11.145	  0.086	RR	CELL	2	LABCELL_X85_Y11_N30	TDC6_inst|a|tdc|le|phase|b|inst9|combout	42
11.724	  0.579	RR	IC	1	LABCELL_X88_Y11_N57	TDC6_inst|a|tdc|le|phase|c|inst0|dataf	43
11.811	  0.087	RR	CELL	2	LABCELL_X88_Y11_N57	TDC6_inst|a|tdc|le|phase|c|inst0|combout	44
12.018	  0.207	RR	IC	1	LABCELL_X88_Y11_N54	TDC6_inst|a|tdc|le|phase|c|inst1|datab	45
12.573	  0.555	RR	CELL	2	LABCELL_X88_Y11_N54	TDC6_inst|a|tdc|le|phase|c|inst1|combout	46
12.780	  0.207	RR	IC	1	LABCELL_X88_Y11_N51	TDC6_inst|a|tdc|le|phase|c|inst2|dataa	47
13.361	  0.581	RR	CELL	2	LABCELL_X88_Y11_N51	TDC6_inst|a|tdc|le|phase|c|inst2|combout	48
13.591	  0.230	RR	IC	1	LABCELL_X88_Y11_N48	TDC6_inst|a|tdc|le|phase|c|inst3|dataf	49
13.678	  0.087	RR	CELL	2	LABCELL_X88_Y11_N48	TDC6_inst|a|tdc|le|phase|c|inst3|combout	50
13.935	  0.257	RR	IC	1	LABCELL_X88_Y11_N15	TDC6_inst|a|tdc|le|phase|c|inst4|dataf	51
14.022	  0.087	RR	CELL	2	LABCELL_X88_Y11_N15	TDC6_inst|a|tdc|le|phase|c|inst4|combout	52
14.254	  0.232	RR	IC	1	LABCELL_X88_Y11_N12	TDC6_inst|a|tdc|le|phase|c|inst5|dataf	53
14.341	  0.087	RR	CELL	2	LABCELL_X88_Y11_N12	TDC6_inst|a|tdc|le|phase|c|inst5|combout	54
14.592	  0.251	RR	IC	1	LABCELL_X88_Y11_N9	TDC6_inst|a|tdc|le|phase|c|inst6|dataf	55
14.679	  0.087	RR	CELL	2	LABCELL_X88_Y11_N9	TDC6_inst|a|tdc|le|phase|c|inst6|combout	56
14.908	  0.229	RR	IC	1	LABCELL_X88_Y11_N6	TDC6_inst|a|tdc|le|phase|c|inst7|dataf	57
14.995	  0.087	RR	CELL	2	LABCELL_X88_Y11_N6	TDC6_inst|a|tdc|le|phase|c|inst7|combout	58
15.247	  0.252	RR	IC	1	LABCELL_X88_Y11_N33	TDC6_inst|a|tdc|le|phase|c|inst8|dataf	59
15.334	  0.087	RR	CELL	2	LABCELL_X88_Y11_N33	TDC6_inst|a|tdc|le|phase|c|inst8|combout	60
15.568	  0.234	RR	IC	1	LABCELL_X88_Y11_N30	TDC6_inst|a|tdc|le|phase|c|inst9|dataf	61
15.655	  0.087	RR	CELL	2	LABCELL_X88_Y11_N30	TDC6_inst|a|tdc|le|phase|c|inst9|combout	62
15.909	  0.254	RR	IC	1	LABCELL_X88_Y11_N27	TDC6_inst|a|tdc|le|phase|d|inst0|dataf	63
15.996	  0.087	RR	CELL	2	LABCELL_X88_Y11_N27	TDC6_inst|a|tdc|le|phase|d|inst0|combout	64
16.241	  0.245	RR	IC	1	LABCELL_X88_Y11_N24	TDC6_inst|a|tdc|le|phase|d|inst1|datac	65
16.646	  0.405	RR	CELL	2	LABCELL_X88_Y11_N24	TDC6_inst|a|tdc|le|phase|d|inst1|combout	66
16.892	  0.246	RR	IC	1	LABCELL_X88_Y11_N21	TDC6_inst|a|tdc|le|phase|d|inst2|dataf	67
16.979	  0.087	RR	CELL	2	LABCELL_X88_Y11_N21	TDC6_inst|a|tdc|le|phase|d|inst2|combout	68
17.226	  0.247	RR	IC	1	LABCELL_X88_Y11_N18	TDC6_inst|a|tdc|le|phase|d|inst3|datac	69
17.631	  0.405	RR	CELL	2	LABCELL_X88_Y11_N18	TDC6_inst|a|tdc|le|phase|d|inst3|combout	70
17.888	  0.257	RR	IC	1	LABCELL_X88_Y11_N45	TDC6_inst|a|tdc|le|phase|d|inst4|dataf	71
17.975	  0.087	RR	CELL	2	LABCELL_X88_Y11_N45	TDC6_inst|a|tdc|le|phase|d|inst4|combout	72
18.185	  0.210	RR	IC	1	LABCELL_X88_Y11_N42	TDC6_inst|a|tdc|le|phase|d|inst5|datab	73
18.740	  0.555	RR	CELL	2	LABCELL_X88_Y11_N42	TDC6_inst|a|tdc|le|phase|d|inst5|combout	74
18.984	  0.244	RR	IC	1	LABCELL_X88_Y11_N39	TDC6_inst|a|tdc|le|phase|d|inst6|dataf	75
19.071	  0.087	RR	CELL	2	LABCELL_X88_Y11_N39	TDC6_inst|a|tdc|le|phase|d|inst6|combout	76
19.305	  0.234	RR	IC	1	LABCELL_X88_Y11_N36	TDC6_inst|a|tdc|le|phase|d|inst7|dataf	77
19.392	  0.087	RR	CELL	2	LABCELL_X88_Y11_N36	TDC6_inst|a|tdc|le|phase|d|inst7|combout	78
19.618	  0.226	RR	IC	1	LABCELL_X88_Y11_N3	TDC6_inst|a|tdc|le|phase|d|inst8|dataa	79
20.199	  0.581	RR	CELL	2	LABCELL_X88_Y11_N3	TDC6_inst|a|tdc|le|phase|d|inst8|combout	80
20.447	  0.248	RR	IC	1	LABCELL_X88_Y11_N0	TDC6_inst|a|tdc|le|phase|d|inst9|datac	81
20.847	  0.000	RR	IC	1	FF_X88_Y11_N2	TDC6_inst|a|tdc|le|phase|d|latch[9]|d	82
20.847	  0.400	RR	CELL	1	LABCELL_X88_Y11_N0	TDC6_inst|a|tdc|le|phase|d|inst9|combout	83
21.108	  0.261	RR	CELL	1	FF_X88_Y11_N2	TDC6:TDC6_inst|TDC2ef:a|TDC2e:tdc|TDC1:le|TDClcell40:phase|TDClcell10:d|latch[9]	84