DL-DB: Difference between revisions

From DaqWiki
Jump to navigation Jump to search
 
(11 intermediate revisions by the same user not shown)
Line 20: Line 20:
* +Vin_F -> U3 ADP7105ACPZ-R2 -> +5V0
* +Vin_F -> U3 ADP7105ACPZ-R2 -> +5V0
* +5V0 -> U4 MCP1754ST-3302E/MB -> +3.3V
* +5V0 -> U4 MCP1754ST-3302E/MB -> +3.3V
* +5V0 -> U18 -> VREF-TMP
* +Vin_F -> U14 ADP7105ACPZ-R2 -> Vdd_TP +3.3V
* +Vin_F -> U14 ADP7105ACPZ-R2 -> Vdd_TP +3.3V


Line 26: Line 27:
== DL-DB i2c ==
== DL-DB i2c ==


* U1 - DAC7678SPW - (ADDR->GND) - HVset1..8
* U1 - 0x48 - DAC7678SPW - (ADDR->GND) - HVset1..8
* U2 - DAC7678SPW - (ADDR->+5V0) - HVset9..16
* U2 - 0x4A - DAC7678SPW - (ADDR->+5V0) - HVset9..16
* U5 - TCA9535PWR - (A0=+3V3,A1=A2=GND) - PWR_EN1..16
* U5 - 0x21 - TCA9535PWR - (A0=+3V3,A1=A2=GND) - PWR_EN1..16
* U6 - TCA9535PWR - (A0=GND,A1=A2=+3V3) - I2C_EN1..16
* U6 - 0x26 - TCA9535PWR - (A0=GND,A1=A2=+3V3) - I2C_EN1..16
* U9 - MCP3422A1TE/SN - Vbias voltage (R5/R6 divider +HVEXT to GND) and current (R4 to +HV_CS)
* U9 - 0x69 - MCP3422A1TE/SN - Vbias voltage (R5/R6 divider +HVEXT to GND) and current (R4 to +HV_CS)
* U19 - ADS7828E/250 - (A0->+5V0, A1->GND) - TMP1..8
* U19 - 0x49 - ADS7828E/250 - (A0->+5V0, A1->GND) - TMP1..8
* U20 - ADS7828E/250 - (A0->+5V0, A1->+5V0) - TMP9..16
* U20 - 0x4B - ADS7828E/250 - (A0->+5V0, A1->+5V0) - TMP9..16
 
<pre>
root@cb02:~# i2cdetect -y -r 1
    0  1  2  3  4  5  6  7  8  9  a  b  c  d  e  f
00:          -- -- -- -- -- -- -- -- -- -- -- -- --
10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
20: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
40: -- -- -- -- -- -- -- 47 48 49 4a 4b -- -- -- --
50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
60: -- -- -- -- -- -- -- -- -- 69 -- -- -- -- -- --
70: -- -- -- -- -- -- -- --                       
root@cb02:~#
</pre>


== DL-DB Temperature monitor ==
== DL-DB Temperature monitor ==
Line 55: Line 70:
== DL-DB HV Vbias ==
== DL-DB HV Vbias ==


* U7 - AD8219BRMZ - vbias current sensor, voltage across R4=1ohm
* U9 - MCP3422A1TE/SN - 18 bit ADC, 2 channels: CH1 from U7, CH2 from voltage divider +HVEXT to GND R5=1Mohm, R6=20kohm
* U12-1..16 - OPA455IDDAR - HVset, HV_CS, HVout
* U12-1..16 - OPA455IDDAR - HVset, HV_CS, HVout
* U9 i2c {1101,A2,A1,A0,RW} for the 3422A1, A2=0,A1=0,A0=1, so {1101001,RW}, 0x69
* U1, U2 - DAC7678SPW - 12-bit 8-channel DAC, i2c address {1001,A2,A1,A0,RW}
* U1 addr -> GND -> {1001,000,RW} -> 0x48
* U2 addr -> +5V0 -> {1001,010,RW} -> 0x4A
== DL-SiPM i2c and power control ==
* i2c address {0100,A2,A1,A0,RW}
* U5 - power enable, A0=+3V3,A1=A2=GND, {0100001,RW}, 0x21
* U6 - i2c enable, A0=GND,A1=A2=+3V3, {0100110,RW}, 0x26


== DL-SiPM i2c ==
== DL-SiPM i2c ==


AAA
AAA

Latest revision as of 14:27, 12 December 2023

DL-DB DarkLight distribution board

Links

Schematics

DL-DB power

  • +Vin -> F1 -> +Vin_F
  • -Vin -> ???
  • +Vin_F -> U3 ADP7105ACPZ-R2 -> +5V0
  • +5V0 -> U4 MCP1754ST-3302E/MB -> +3.3V
  • +5V0 -> U18 -> VREF-TMP
  • +Vin_F -> U14 ADP7105ACPZ-R2 -> Vdd_TP +3.3V

DL-SiPM power

DL-DB i2c

  • U1 - 0x48 - DAC7678SPW - (ADDR->GND) - HVset1..8
  • U2 - 0x4A - DAC7678SPW - (ADDR->+5V0) - HVset9..16
  • U5 - 0x21 - TCA9535PWR - (A0=+3V3,A1=A2=GND) - PWR_EN1..16
  • U6 - 0x26 - TCA9535PWR - (A0=GND,A1=A2=+3V3) - I2C_EN1..16
  • U9 - 0x69 - MCP3422A1TE/SN - Vbias voltage (R5/R6 divider +HVEXT to GND) and current (R4 to +HV_CS)
  • U19 - 0x49 - ADS7828E/250 - (A0->+5V0, A1->GND) - TMP1..8
  • U20 - 0x4B - ADS7828E/250 - (A0->+5V0, A1->+5V0) - TMP9..16
root@cb02:~# i2cdetect -y -r 1
     0  1  2  3  4  5  6  7  8  9  a  b  c  d  e  f
00:          -- -- -- -- -- -- -- -- -- -- -- -- -- 
10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 
20: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 
30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 
40: -- -- -- -- -- -- -- 47 48 49 4a 4b -- -- -- -- 
50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 
60: -- -- -- -- -- -- -- -- -- 69 -- -- -- -- -- -- 
70: -- -- -- -- -- -- -- --                         
root@cb02:~#

DL-DB Temperature monitor

  • U19, U20. 12-bit 8 channel ADC.
  • i2c addr 73=0x49, 75=0x4B. {10010,A1,A0,RW}
  • adc_config = 0b10000100
// cmd bits are: SD, c2,c1,c0, Pd1,Pd0, x, x
//                1   x  x  x   0   1   0   0
// SD=1=single ended, PD1=0=int ref off, PD0=1=ADC ON, c210 = channel addr
  • to read: write command with c0,c1,c2, read 2 bytes of ADC data
  • calibration
float R25 = 5000;  // R25 = 5kohm
unsigned int temp_cnt = read 2 bytes of ADC data from i2c
float RT = temp_cnt*R25/(4096-temp_cnt);
TCH = 28.54 * pow((RT/R25),3) - 158.5 * pow((RT/R25),2) + 474.8 * (RT/R25) - 319.85; // in degC

DL-DB HV Vbias

  • U7 - AD8219BRMZ - vbias current sensor, voltage across R4=1ohm
  • U9 - MCP3422A1TE/SN - 18 bit ADC, 2 channels: CH1 from U7, CH2 from voltage divider +HVEXT to GND R5=1Mohm, R6=20kohm
  • U12-1..16 - OPA455IDDAR - HVset, HV_CS, HVout
  • U9 i2c {1101,A2,A1,A0,RW} for the 3422A1, A2=0,A1=0,A0=1, so {1101001,RW}, 0x69
  • U1, U2 - DAC7678SPW - 12-bit 8-channel DAC, i2c address {1001,A2,A1,A0,RW}
  • U1 addr -> GND -> {1001,000,RW} -> 0x48
  • U2 addr -> +5V0 -> {1001,010,RW} -> 0x4A

DL-SiPM i2c and power control

  • i2c address {0100,A2,A1,A0,RW}
  • U5 - power enable, A0=+3V3,A1=A2=GND, {0100001,RW}, 0x21
  • U6 - i2c enable, A0=GND,A1=A2=+3V3, {0100110,RW}, 0x26

DL-SiPM i2c

AAA

Retrieved from "https://daq00.triumf.ca/DaqWiki/index.php?title=DL-DB&oldid=7478"