TIGRESS: Difference between revisions

From DaqWiki
Jump to navigation Jump to search
 
(One intermediate revision by the same user not shown)
Line 63: Line 63:
<pre>
<pre>
analyzer writes root files into midtig04:/data2/tbragg/2025/S2403/his01961.root
analyzer writes root files into midtig04:/data2/tbragg/2025/S2403/his01961.root
</pre>
<pre>
build analyzer on midtig04: "make analyzer" (64-bit code, 64-bit MIDAS)
build frontend on lxdaq04: "make fesis" (32-bit code, 32-bit MIDAS)
notice kludge stime() in fesis.c
</pre>
==== sis3302 ====
<pre>
ODB "internal trigger", 0x7 for channels 0 and 3, 0x70 for channels 4 and 6.
no other changes in fesis.
in ansis_common.cxx function Correlator::AddEvent() change "sys_map[]" from channels 0 and 3 to channels 4 and 6.
</pre>
</pre>

Latest revision as of 01:30, 14 January 2026

Information on TIGRESS/8pi/GRIFFIN DAQ

General info

Contacts

garns hackman cpearson amaudruz olchansk

group computers

  • grsnis01 - NIS master server, home directories
  • mother8pi - old NIS master server, most home directories

TIGRESS DAQ computers

  • midtig01
  • midtig02
  • midtig03
  • midtig04
  • midtig06
  • lxdaq17
  • lxdaq18
  • lxdaq19
  • lxdaq03
  • lxdaq04

TIGRESS DAQ computers

  • grsmid00 - old main daq server - griffin shack
  • grsmid02 - new main daq server - griffin shack
  • tigstore01 - data storage server - griffin shack
  • grifipNN - collector cards
  • grifadcNN - grif16 ADC boards
  • grsibackup - storage server
  • grsibackup01 - storage server

tbragg

computers

midtig04
lxdaq04
sis3302

ssh tbragg@grsnis01
from there ssh lxdaq04
or ssh -X -oHostKeyAlgorithms=+ssh-rsa -oPubKeyAcceptedAlgorithms=+ssh-rsa midtig04

from tbragg@midtig04 ssh root@midtig04

midas

http://midtig04:8081
ssh tbragg@lxdaq04, cd sis3302, start ./fesis
NOTE: fesis cannot be started from midtig04 midas because midtig04 SL6 ssh is too old
analyzer writes root files into midtig04:/data2/tbragg/2025/S2403/his01961.root
build analyzer on midtig04: "make analyzer" (64-bit code, 64-bit MIDAS)
build frontend on lxdaq04: "make fesis" (32-bit code, 32-bit MIDAS)
notice kludge stime() in fesis.c

sis3302

ODB "internal trigger", 0x7 for channels 0 and 3, 0x70 for channels 4 and 6.
no other changes in fesis.
in ansis_common.cxx function Correlator::AddEvent() change "sys_map[]" from channels 0 and 3 to channels 4 and 6.