VME-GRIF-ADC16-Rev1: Difference between revisions

From DaqWiki
Jump to navigation Jump to search
Line 83: Line 83:
= ESPER variables =
= ESPER variables =


{|
{| class="wikitable"
! name !! RR !! Rev !! Description
! name !! RR !! Rev !! Description
|-
|-
| ag.adc16_threshold || RW || || ADC threshold for the 100MHz ADC discriminators
| ag.adc16_threshold || RW || x || ADC threshold for the 100MHz ADC discriminators
|-
|-
| ag.adc32_threshold || RW || || ADC threshold for the 62.5MHz ADC discriminators
| ag.adc32_threshold || RW || x || ADC threshold for the 62.5MHz ADC discriminators
|-
|-
| ag.adc16_bits || RO || || Output of the 16x 100MHz ADC discriminators, goes into sas_bits (16 bits)
| ag.adc16_bits || RO || x || Output of the 16x 100MHz ADC discriminators, goes into sas_bits (16 bits)
|-
|-
| ag.adc32_bits || RO || || Output of the 32x 62.5MHz ADC discriminators, goes into sas_bits (32 bits)
| ag.adc32_bits || RO || x || Output of the 32x 62.5MHz ADC discriminators, goes into sas_bits (32 bits)
|-
|-
| ag.dac_data || RW || ||
| ag.dac_data || RW || x || DAC data, see below
|-
|-
| ag.dac_ctrl || RW || ||
| ag.dac_ctrl || RW || x || DAC control, see below
|}
 
== ag.dac_data ==
 
{| class="wikitable"
! bits !! Rev !! Description
|-
| 13..0 || x ||
|}
 
== ag.dac_ctrl ==
 
{| class="wikitable"
! bits !! Rev !! Decription
|-
|
|}
|}


Revision as of 18:40, 4 May 2018

VME-GRIF-ADC16-Rev1

Links

Front panel connectors

From top to bottom:

  • SFP connector - 1GigE fiber/copper/DAC
  • 4 LEDs
  • eSATA - clock+trigger input
  • FMC daughter card slot
  • 2 LEMO
  • 16 MCX analog inputs

Onboard switches and connectors

  • FP_SW1
  • FP_SW2
  • JTAG FPGA
  • JTAG MAXV
  • 2x VME address rotary switches
  • "reset" button
  • SD card slot
  • "Display" connector
  • 16x 3 position switches for gain and input (front/back) selection

Onboard LEDs

|
|
|0|1|2|3|
|
|
  • FP_LED0 - "clock_synched" (from qsys)
  • FP_LED1 - "led_trigger_input" (same as "trigger_input_adc")
  • FP_LED2 - "run active" (same as "force_run")
  • FP_LED3 - "led_link" (from qsys)

Onboard thermometers

  • Temperature readout chip: LTC2983CLX#PBF
  • Thermometers: 9x RTD1..RTD9 type PT100. The first 8 are on the back of the PCB next to the analog amps, the last one is on the front next to the FPGA.
RTD1 sensor_temp[0] opamp 1-3
RTD2 [1] amp 2-4
RTD3 [2] 5-7
RTD4 [3] 6-8
RTD5 [4] 9-11
RTD6 [5] 10-12
RTD7 [6] 13-15
RTD8 [7] 14-16
RTD9 [8] between the FPGA and U11-U15

Onboard hardware

  • 2-output DAC: Maxim MAX5877EGK+D, output driver TI OPA 2690IDG4, range +/- 5V
  • I2C MAC chip: Microchip tech 24AA02E48T-I/OT, I2C addr 0xA0, MAC_SCL, MAC_SDA
  • FPGA Boot flash: Micron Serial NOR flash memory: N25Q00AA13GSF40G

Board schematics

File:GRIF-ADC16_Rev1.pdf

Firmware

https://bitbucket.org/teamalphag/adc_firmware/overview

ESPER variables

name RR Rev Description
ag.adc16_threshold RW x ADC threshold for the 100MHz ADC discriminators
ag.adc32_threshold RW x ADC threshold for the 62.5MHz ADC discriminators
ag.adc16_bits RO x Output of the 16x 100MHz ADC discriminators, goes into sas_bits (16 bits)
ag.adc32_bits RO x Output of the 32x 62.5MHz ADC discriminators, goes into sas_bits (32 bits)
ag.dac_data RW x DAC data, see below
ag.dac_ctrl RW x DAC control, see below

ag.dac_data

bits Rev Description
13..0 x

ag.dac_ctrl

bits Rev Decription

FMC modules

FMC-ADC32-Rev0

FMC-ADC32-Rev1

FMC-DualMiniSas-Rev1

FMC-SfpMiniSasEsata-Rev2

(note: not used on the GRIF16, this information is to be moved to the ALPHA-T page)

ZZZ

ZZZ

Retrieved from "https://daq00.triumf.ca/DaqWiki/index.php?title=VME-GRIF-ADC16-Rev1&oldid=1282"