VME-GRIF-ADC16-Rev1

Links

• https://edev.triumf.ca/project/edev/vme/edevel00212 - project page on redmine
• https://edev.triumf.ca/projects/edevel00212/repository/entry/branch/rev1/ALTIUM/GRIF-ADC16%20Rev1.pdf - rev1 schematics on redmine
• https://edev-group.triumf.ca/hw/vme/grif16/rev1 - project page on gitlab
• https://edev-group.triumf.ca/hw/vme/grif16/rev1/blob/master/Altium/GRIF-ADC16%20Rev1.pdf - rev1 schematics on gitlab
• https://edev-group.triumf.ca/fw/exp/alphag/alpha16/rev1 - firmware on gitlab
• https://bitbucket.org/teamalphag/adc_firmware/overview - firmware on bitbucket
• https://bitbucket.org/teamalphag/adc_maxv_firmware - MaxV firmware on bitbucket
• https://edev-group.triumf.ca/hw/fmc/adc32/rev0 - FMC-ADC32-Rev0 on gitlab
• https://edev-group.triumf.ca/hw/fmc/adc32/rev1 - FMC-ADC32-Rev1 on gitlab

Front panel connectors

From top to bottom:

• SFP connector - 1GigE fiber/copper/DAC
• 4 LEDs
• eSATA - clock+trigger input
• FMC daughter card slot
• 2 LEMO
• 16 MCX analog inputs

Onboard switches and connectors

• FP_SW1
• FP_SW2
• JTAG FPGA
• JTAG MAXV
• 2x VME address rotary switches
• "reset" button
• SD card slot
• "Display" connector
• 16x 3 position switches for gain and input (front/back) selection

Onboard LEDs

|
|
|0|1|2|3|
|
|

• FP_LED0 - "clock_synched" (from qsys)
• FP_LED1 - "led_trigger_input" (same as "trigger_input_adc")
• FP_LED2 - "run active" (same as "force_run")
• FP_LED3 - "led_link" (from qsys)

Onboard thermometers

• Temperature readout chip: LTC2983CLX#PBF
• Thermometers: 9x RTD1..RTD9 type PT100. The first 8 are on the back of the PCB next to the analog amps, the last one is on the front next to the FPGA.

RTD1 sensor_temp[0] opamp 1-3
RTD2 [1] amp 2-4
RTD3 [2] 5-7
RTD4 [3] 6-8
RTD5 [4] 9-11
RTD6 [5] 10-12
RTD7 [6] 13-15
RTD8 [7] 14-16
RTD9 [8] between the FPGA and U11-U15

Onboard hardware

• 2-output DAC: Maxim MAX5877EGK+D, output driver TI OPA 2690IDG4, range +/- 5V
• I2C MAC chip: Microchip tech 24AA02E48T-I/OT, I2C addr 0xA0, MAC_SCL, MAC_SDA
• FPGA Boot flash: Micron Serial NOR flash memory: N25Q00AA13GSF40G

Board schematics

File:GRIF-ADC16_Rev1.pdf

Firmware

https://bitbucket.org/teamalphag/adc_firmware/overview

ESPER variables

name	RR	Type	Rev	Description
ag.adc16_threshold	RW	INT16	x	ADC threshold for the 100MHz ADC discriminators
ag.adc32_threshold	RW	INT16	x	ADC threshold for the 62.5MHz ADC discriminators
ag.adc16_bits	RO	UINT16	x	Output of the 16x 100MHz ADC discriminators, goes into sas_bits (16 bits)
ag.adc32_bits	RO	UINT32	x	Output of the 32x 62.5MHz ADC discriminators, goes into sas_bits (32 bits)
ag.dac_data	RW	UINT32	x	DAC data, read more #ag.dac_data
ag.dac_ctrl	RW	UINT32	x	DAC control, read more #ag.dac_ctrl

ag.dac_data

bits	Rev	Description
13..0	x	DAC output amplitude, +/-8000
31..14	x	should be set to zero

ag.dac_ctrl

bits	Rev	Quartus name	Description
0	x	DAC_XOR	set to 0
1	x	DAC_TORB	set to 1
2	x	DAC_PD	"DAC power down", set to 0
3	x	DAC_SELIQ	select one of the DAC outputs, set to 0 to use the right hand LEMO output
4	x	pulser_enable	0: dac_data drives the DAC directly, 1: dac_data is gated by the eSATA SYNC signal (DAQ trigger)
31..5	x	unused	should be set to zero

FMC modules

FMC-ADC32-Rev0

• project page: https://edev-group.triumf.ca/hw/fmc/adc32/rev0
• schematics: File:FMC_32_Channel_ADC_Rev0.pdf

FMC-ADC32-Rev1

• project page: https://edev-group.triumf.ca/hw/fmc/adc32/rev1
• schematics: File:FMC_ADC32_Rev1.pdf

FMC-DualMiniSas-Rev1

• project page: https://edev.triumf.ca/project/edev/fmc-modules/edevel00109
• schematics: File:FMC_-_MiniSAS_x_2_Rev1.pdf

FMC-SfpMiniSasEsata-Rev2

(note: not used on the GRIF16, this information is to be moved to the ALPHA-T page)

• project page: https://edev.triumf.ca/project/edev/fmc-modules/edevel00162
• schematics: File:FMC_-_SFP_and_Mini-SAS_Interface_-_Rev2.PDF

ZZZ

ZZZ