ESP32: Difference between revisions

From DaqWiki
Jump to navigation Jump to search
Line 53: Line 53:
* 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.
* 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.
* 8 MB or 4 MB QSPI SRAM or Flash (this is the 4 Mbyte flash on the WROOM module?)
* 8 MB or 4 MB QSPI SRAM or Flash (this is the 4 Mbyte flash on the WROOM module?)
* 18 channels of 12-bit SAR ADC, sampling: RTC 200 ksps, DIG 2 Msps.
* 18 channels of 12-bit SAR ADC, sampling: RTC 200 ksps, DIG 2 Msps, range 0..2450 mV


== WROOM module ==
== WROOM module ==

Revision as of 12:11, 28 March 2020

= General information and links

Adafruit HUZZA32

    • USB power connector
    • connection for external 3.7 V battery, charged from USB
    • serial IO 3.3V RX+TX
    • 1x SPI (where is the rest?)
    • 1x I2C (where is the rest?)
    • 7 GPIO top, shared with 2 DACs and 6 ADCs
    • 7 GPIO bottom, shared with 7 ADCs and other functions
    • everything is 3.3V, *NOT* 5V safe
    • there is ADC1 and ADC2, not clear what it means, ADC voltage range not clear
    • ADC1 or ADC2 cannot be used with Wifi (this is unclear)
    • ESP32 SD card interface not connected
    • ESP32 serial IO connected to USB via USB-serial-bridge chip (the best I can tell)
    • power is USB with battery backup, one header pin provides regulated 3.3 V power to user (available current not clear, maybe 250 mA), battery voltage is on A13

ESP-WROOM-32 module

Information from the data sheets:

ESP32-D0WDQ6 chip

  • Xtensa® 32-bit LX6 microprocessors. The internal memory includes:
  • 448 KB of ROM for booting and core functions.
  • 520 KB of on-chip SRAM for data and instructions.
  • 8 KB of SRAM in RTC, which is called RTC FAST Memory and can be used for data storage; it is accessed by the main CPU during RTC Boot from the Deep-sleep mode.
  • 8 KB of SRAM in RTC, which is called RTC SLOW Memory and can be accessed by the co-processor during the Deep-sleep mode.
  • 1 Kbit of eFuse: 256 bits are used for the system (MAC address and chip configuration) and the remaining 768 bits are reserved for customer applications, including flash-encryption and chip-ID.
  • 8 MB or 4 MB QSPI SRAM or Flash (this is the 4 Mbyte flash on the WROOM module?)
  • 18 channels of 12-bit SAR ADC, sampling: RTC 200 ksps, DIG 2 Msps, range 0..2450 mV

WROOM module

  • Recommended OS is FreeRTOS with LwIP
  • Wifi 802.11 b/g/n (802.11n up to 150 Mbps), at 2.4 GHz
  • Bluetooth v4.2 BR/EDR and BLE specification
  • power 3.3 V, 80 mA typical, up to 500 mA, 1100 mA max
  • pins connected to internal SPI flash: SCK/CLK, SDO/SD0, SDI/SD1, SHD/SD2, SWP/SD3 and SCS/CMD
  • pins MTDI, GPIO0, GPIO2, MTDO, GPIO5 are ”GPIO_STRAPPING" set the boot mode
  • pins IO12, IO13, IO14, IO15 are JTAG (this is not clear)

Information from adafruit: https://www.adafruit.com/product/3405 and https://learn.adafruit.com/adafruit-huzzah32-esp32-feather 

  - 240 MHz CPU, 520 kbytes SRAM, Wifi, Bluetooth, 4 Mbyte flash, interface for SD card.
  - 3x UART
  - 3x SPI
  - 2x I2C
  - 12 ADC inputs
  - 2 DAC
  - more goodies
  - everything is 3.3V, *NOT* 5V safe
Retrieved from "https://daq00.triumf.ca/DaqWiki/index.php?title=ESP32&oldid=2426"