VME-ALPHA-TTC: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
mNo edit summary |
||
| Line 9: | Line 9: | ||
* [http://ladd00.triumf.ca/viewcvs/daqsvn/trunk/VME-NIMIO32/Documentation] Misc documentation | * [http://ladd00.triumf.ca/viewcvs/daqsvn/trunk/VME-NIMIO32/Documentation] Misc documentation | ||
== General characteristics == | |||
### ==== Photos ==== | ### ==== Photos ==== | ||
| Line 15: | Line 15: | ||
### [[Image:VME-NIMIO32-Rev0-Rev1.jpg|150px|Rev0 and Rev 1 boards]] | ### [[Image:VME-NIMIO32-Rev0-Rev1.jpg|150px|Rev0 and Rev 1 boards]] | ||
== Available hardware == | |||
* Main FPGA: Altera cyclone 1: EP1C6Q240C6N | * Main FPGA: Altera cyclone 1: EP1C6Q240C6N | ||
| Line 25: | Line 25: | ||
* 256 LVDS inputs into the 2 trigger FPGAs (128 inputs each) | * 256 LVDS inputs into the 2 trigger FPGAs (128 inputs each) | ||
== Firmware update procedure == | |||
* obtain and build the VME programmer (srunner_vme) and IO32 test program (test_VMENIMIO32): | * obtain and build the VME programmer (srunner_vme) and IO32 test program (test_VMENIMIO32): | ||
| Line 44: | Line 44: | ||
** ./test_VMENIMIO32_gef.exe --addr 0x100000 --reboot | ** ./test_VMENIMIO32_gef.exe --addr 0x100000 --reboot | ||
== Firmware revisions == | |||
Firmware for the main FPGA: | Firmware for the main FPGA: | ||
Revision as of 14:53, 17 September 2012
VME-ALPHA-TTC - ALPHA (CERN AD-5) Si vertex detector control module
References
- [1] VME-NIMIO32 (REA 131) project page on edev.triumf.ca
- [2] Rev0 board schematics
- [3] Rev1 board schematics
- [4] Svn repository for VME-NIMIO32 firmware
- [5] Misc documentation
General characteristics
- ==== Photos ====
Available hardware
- Main FPGA: Altera cyclone 1: EP1C6Q240C6N
- Trigger FPGA: two of the same (3 FPGA grand total)
- Serial flash for FPGA configuration: Altera EPCS16
- 6+6 NIM outputs
- 2 analog outputs for calibration pulse
- 2 NIM inputs
- 256 LVDS inputs into the 2 trigger FPGAs (128 inputs each)
Firmware update procedure
- obtain and build the VME programmer (srunner_vme) and IO32 test program (test_VMENIMIO32):
- mkdir $HOME/packages
- cd $HOME/packages
- svn checkout https://ladd00.triumf.ca/svn/daqsvn/trunk/vme (username svn, password svn)
- cd vme
- make -k srunner_vme.exe srunner_vme_gef.exe test_VMENIMIO32.exe test_VMENIMIO32_gef.exe
- read the firmware revision from VME register 0:
- ./test_VMENIMIO32_gef.exe --addr 0x100000 --read 0
- write Cyclone 1 FPGA firmware into the flash memory using the VME programmer:
- ./srunner_vme_gef.exe -program -64 VME-NIMIO32.pof 0x100020
- !!!be careful about using Rev0 pof files for Rev0 boards and Rev1 pof files for Rev1 boards!!!
- reboot the Cyclone 1 FPGA into the new firmware (requires "fpga-reset" mod):
- ./test_VMENIMIO32_gef.exe --addr 0x100000 --reboot
Firmware revisions
Firmware for the main FPGA:
Firmware for the VME address decoder: