|
Back
Midas
Rome
Roody
Rootana
|
Midas DAQ System |
Not logged in |
|
|
16 Dec 2020, Isaac Labrie Boulay, Forum, Issues building banks.
|
16 Dec 2020, Konstantin Olchanski, Forum, Issues building banks.
|
16 Dec 2020, Isaac Labrie Boulay, Forum, Issues building banks.
|
16 Dec 2020, Konstantin Olchanski, Forum, Issues building banks.
|
16 Dec 2020, Isaac Labrie Boulay, Forum, Issues building banks.
|
16 Dec 2020, Stefan Ritt, Forum, Issues building banks.
|
16 Dec 2020, Isaac Labrie Boulay, Forum, Issues building banks.
|
|
Message ID: 2054
Entry time: 16 Dec 2020
Reply to this: 2055
|
Author: |
Isaac Labrie Boulay |
Topic: |
Forum |
Subject: |
Issues building banks. |
|
|
Hi all,
I'm currently trying to build events through doing block transfers. The worry was
that organizing and packaging bank data into an array would produce too much dead
time causing too many missed events. Trying out that method, I'm running into all
sorts of issues such as unaligned transfers where the QDC events are unaligned, or
improperly aligned banks. Giving me a headache.
My question is, if I were to revert back to simple 32 bit read cycles and using
the fevme.cxx template's method of organizing data before sending them to the
buffer, what kind of deadtime should I expect? Am I wrong to assume that this
would result in deadtime at all? I'm using a CAEN V792n 16 channel QDC and the hit
frequency that I'm using to test is 20kHz.
Thanks.
Isaac |