Back
Midas
Rome
Roody
Rootana
Midas DAQ System, Page 60 of 142
Not logged in
Find
|
Login
|
Help
Full
| Summary |
Threaded
2833 Entries
Goto page
Previous
1
,
2
,
3
...
59
, 60,
61
...
140
,
141
,
142
Next
ID
Date
Author
Topic
Subject
Text
1829
13 Feb 2020
Marius Koeppel
Forum
Writting Midas Events via FPGAs
Dear all,
we creating Midas events directly inside
Draft
13 Feb 2020
Stefan Ritt
Forum
Writting Midas Events via FPGAs
The rb_xxx functions are (thoroughly tested)
robust against high data rate given that
you use them as intended:
1831
13 Feb 2020
Stefan Ritt
Forum
Writting Midas Events via FPGAs
The rb_xxx function are (thoroughly tested!)
robust against high data rate given that
you use them as intended:
1833
14 Feb 2020
Konrad Briggl
Forum
Writting Midas Events via FPGAs
Hello Stefan,
is there a difference for the later data
processing (after writing the ring buffer
1834
14 Feb 2020
Stefan Ritt
Forum
Writting Midas Events via FPGAs
rb_xxx functions are midas event agnostic.
The receiving side in mfe.cxx (lines 1418
in receive_trigger_event) however pulls one
1838
20 Feb 2020
Konstantin Olchanski
Forum
Writting Midas Events via FPGAs
> rb_xxx functions are midas event agnostic.
The receiving side in mfe.cxx (lines 1418
in receive_trigger_event) however pulls one
1841
20 Feb 2020
Marius Koeppel
Forum
Writting Midas Events via FPGAs
We also agree and found the problem now.
Since we build everything (MIDAS Event Header,
1842
20 Feb 2020
Stefan Ritt
Forum
Writting Midas Events via FPGAs
Actually the cause of all of the is a real
bug in the midas functions. We want each
bank 8-byte aligned, so there is code in
1843
21 Feb 2020
Konstantin Olchanski
Forum
Writting Midas Events via FPGAs
Hi, Stefan - is this our famous 64-bit misalignement?
Where we have each alternating bank aligned
and misaligned at 64 bits? Without changing
1844
21 Feb 2020
Konstantin Olchanski
Forum
Writting Midas Events via FPGAs
> We also agree and found the problem now.
Good. what was wrong?
1845
21 Feb 2020
Stefan Ritt
Forum
Writting Midas Events via FPGAs
> Hi, Stefan - is this our famous 64-bit misalignement?
Where we have each alternating bank aligned
and misaligned at 64 bits? Without changing
Draft
23 Feb 2020
Marius Koeppel
Forum
Writting Midas Events via FPGAs
> > We also agree and found the problem now.
>
> Good. what was wrong?
2308
12 Dec 2021
Marius Koeppel
Bug Report
Writting MIDAS Events via FPGAs
Dear all,
in 13 Feb 2020 to 21 Feb 2020 we had a talk
2313
26 Jan 2022
Konstantin Olchanski
Bug Report
Writting MIDAS Events via FPGAs
> today I did not get the data into MIDAS.
2317
26 Jan 2022
Marius Koeppel
Bug Report
Writting MIDAS Events via FPGAs
> Any error messages printed by the frontend?
any error message in midas.log? core dumps?
2322
26 Jan 2022
Konstantin Olchanski
Bug Report
Writting MIDAS Events via FPGAs
>
> > Any error messages printed by the frontend?
any error message in midas.log? core dumps?
2325
26 Jan 2022
Marius Koeppel
Bug Report
Writting MIDAS Events via FPGAs
> If you are connected locally (no mserver),
I want to know the value returned by bm_send_event().
2326
28 Jan 2022
Stefan Ritt
Bug Report
Writting MIDAS Events via FPGAs
I finally got the dummy program working. There
were several issues:
2347
16 Feb 2022
Marius Koeppel
Bug Report
Writting MIDAS Events via FPGAs
I just came back to this and started to use
the dummy frontend.
Unfortunately, I have a problem during run
2349
03 Mar 2022
Stefan Ritt
Bug Report
Writting MIDAS Events via FPGAs
> Starting the frontend and starting a run
works fine -> seeing events with mdump and
also on the web GUI.
Goto page
Previous
1
,
2
,
3
...
59
, 60,
61
...
140
,
141
,
142
Next
ELOG V3.1.4-2e1708b5